USA flag logo/image

An Official Website of the United States Government

A High Level Synthesis Tool for FPGA Design from Software Binaries

Award Information

Agency:
Department of Defense
Branch:
Defense Advanced Research Projects Agency
Award ID:
81230
Program Year/Program:
2009 / SBIR
Agency Tracking Number:
06SB2-0095
Solicitation Year:
N/A
Solicitation Topic Code:
N/A
Solicitation Number:
N/A
Small Business Information
BINACHIP, INC.
203 N. Wabash Av. SUITE 203 Chicago, IL 60601
View profile »
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No
 
Phase 2
Fiscal Year: 2009
Title: A High Level Synthesis Tool for FPGA Design from Software Binaries
Agency / Branch: DOD / DARPA
Contract: W31P4Q-09-C-0286
Award Amount: $749,500.00
 

Abstract:

Many DOD systems require high-performance digital signal processing and image processing functions that cannot be implemented efficiently on conventional microprocessors. Systems engineers often address these issues by mapping the compute-intensive portions of these applications onto FPGAs in the form of hardware accelerators, as part of a hardware-software co-design. However, a manual hardware implementation of a highly optimized FPGA design may require design times on the order of months, especially if the designers take advantage of advanced features available on many FPGA devices. In this work, we have propose a novel methodology and system level tool, BINACHIP FPGA, which generates hardware-software co-design applications by taking software applications in the form of binary and assembly code on a conventional microprocessor, perform high-level synthesis, and automatically generate Register Transfer Level (RTL) VHDL and Verilog code. The RTL code can be synthesized by commercial backend logic synthesis and physical place and route tools for implementation on an FPGA in the form of a hardware accelerator. The RTL code can be verified with a testbench that is automatically generated by the tool, using a simulation based methodology to verify the bit-true accuracy of the synthesized hardware. This revolutionary methodology can reduce the design times for new hardware-software co-designs from months to hours. The objectives of the Phase II research will be to study the following topics: Automated Hardware/Software Partitioning Advanced Streaming Architectures System Level Design Environment on Large Applications

Principal Investigator:

David Zaretsky
CEO
3123465660
david@binachip.com

Business Contact:

Prith Banerjee
Chairman
8477578708
prith@binachip.com
Small Business Information at Submission:

BINACHIP, INC.
203 N. Wabash Av. SUITE 203 Chicago, IL 60601

EIN/Tax ID: 200067604
DUNS: N/A
Number of Employees:
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No