USA flag logo/image

An Official Website of the United States Government

THE FASTBUS

Award Information

Agency:
Department of Energy
Branch:
N/A
Award ID:
2498
Program Year/Program:
1985 / SBIR
Agency Tracking Number:
2498
Solicitation Year:
N/A
Solicitation Topic Code:
N/A
Solicitation Number:
N/A
Small Business Information
Dvp, Inc.
2401 Reserach Blvd. Suite 200 Rockville, MD 20850
View profile »
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No
 
Phase 1
Fiscal Year: 1985
Title: THE FASTBUS
Agency: DOE
Contract: N/A
Award Amount: $49,586.00
 

Abstract:

THE FASTBUS (IEEE STANDARD 960) IS A NEW 32-BIT BUS STANDARD DEVELOPED FOR DOE FOR USE IN HIGH-SPEED DATA ACQUISITION AND MULTIPROCESSING ENVIRONMENTS, AND IT IS ONLY NOW BEGINNING TO APPEAR IN MANUFACTURES CATALOGS. PROTOTYPE SYSTEMS ARE CURRENTLY IN OPERATION AND LARGE SSYTEMS ARE BEING BUILT, BUT THERE ARE. AS OF NOW, NO SOURCES OD FASTBUS INTERFACE CHIPS. HTESE ARE INTEGRATED CIRCUITS (ICS), WHICH ALLOW A BOARD DESIGNER TO EASILY ADAPT A PARTICULAR DESIGN TO THE FASTBUS ENVIRONMENT. THE FASTBUS IS UNIQUE IN ITS LACK OF SUPPORT FROM SEMICONDUCTOR COMPANIES AS ALL OTHER MAJOR 32-BIT BUS STANDARDS ARE BEING SUPPORTED BY ONE OR MORE IC MANUFACTURERS. THIS STUDY AIMS AT FILLING THIS GAP. SEVERAL EMITTER COUPLED LOGIC (ECL) GATE ARRAYS SUITABLE FOR INTERFACING CIRCUITRY TO THE FASTBUS WILL BE DESIGNED AND IMPLEMENTED. THESE ICS WILL ALLOW FASTBUS DESIGNERS AND MANUFACTURERS EASILY TO ADAPT THEIR IDEAS TO THE FASTBUS ENVIRONMENT, WITHOUT THE NEED FOR AN EXTENSIVE INTERFACE DESIGN AND ITS ASSOCIATED DEBUGGING EFFORT.

Principal Investigator:

Mr. matthew w. price
PRINCIPAL INVESTIGATOR
3016709282

Business Contact:

Small Business Information at Submission:

Digital Video Processing Inc
7841 Epsilon Drive Rockville, MD 20855

EIN/Tax ID:
DUNS: N/A
Number of Employees: N/A
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No