USA flag logo/image

An Official Website of the United States Government

VLSI DESIGNS

Award Information

Agency:
Department of Defense
Branch:
Navy
Award ID:
3859
Program Year/Program:
1986 / SBIR
Agency Tracking Number:
3859
Solicitation Year:
N/A
Solicitation Topic Code:
N/A
Solicitation Number:
N/A
Small Business Information
Edwards Communications Electro
335 Park St Ne Vienna, VA 22180
View profile »
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No
 
Phase 1
Fiscal Year: 1986
Title: VLSI DESIGNS
Agency / Branch: DOD / NAVY
Contract: N/A
Award Amount: $49,999.00
 

Abstract:

THE COMPLEXITY OF VLSI CIRCUITS MAKES THE PROCESS OF DEVELOPING TESTS A VERY COMPLEX AND COSTLY TASK. HOWEVER, NUMEROUS DESIGN FOR TESTABILITY TECHNIQUES EXIST AND ARE KNOWN TO EXPERTS IN THE FIELD. THIS PROPOSAL DEALS WITH ASPECTS OF THE DESIGN OF AN EXPERT CAD SYSTEM TO AID A DESIGNER IN CREATING A TESTABLE CHIP, AND ALSO IN CREATING THE TEST PROGRAM ITSELF. THE WORK WILL EXTEND RESEARCH WE HAVE ALREADY CARRIED OUT ON THIS PROBLEM. THE PROPOSED SYSTEM IS CAPABLE OF MODELING EXISTING TEST TECHNIQUES AS A.I. FRAMES, AND OF AUTOMATICALLY EMBEDDING THESE TECHNIQUES INTO A CHIP BEING DESIGNED. NEW TEST TECHNIQUES, AS THEY ARE INVENTED BY TEST EXPERTS, CAN BE EASILY ADDED TO THE SYSTEM BY TEST EXPERTS. THE PROPOSED WORK DEALS WITH 4 KEY TASKS: (1) DEFINING A SYSTEM ARCHITECTURE FOR SUCH AN EXPERT SYSTEM, (2) DETERMINIG A SET OF BIT STRUCTURES AND THEIR CHARACTERISTICS USEFUL FOR GATE ARRAY CIRCUITS; (3) DETERMINING WAYS TO CALCULATE VALUES FOR MEASURES FOR TEST TECHNIQUES SO THAT AN INTELLIGENT SELECTION BETWEEN TECHNIQUES CAN BE MADE; AND (4) DEVELOPING WAYS TO PARTITION A CIRCUIT SO THAT EACH PARTITION CAN BE MADE TESTABLE.

Principal Investigator:

Raj b edwards
7039385138

Business Contact:

Small Business Information at Submission:

Edwards Communications Electro
335 Park St Ne Vienna, VA 22180

EIN/Tax ID:
DUNS: N/A
Number of Employees:
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No