USA flag logo/image

An Official Website of the United States Government

HIGH PERFORMANCE CMOS DIGITAL INTEGRATED CIRCUITS USING SI1-XGEX PMOSFETS

Award Information

Agency:
Department of Defense
Branch:
Defense Advanced Research Projects Agency
Award ID:
18316
Program Year/Program:
1992 / SBIR
Agency Tracking Number:
18316
Solicitation Year:
N/A
Solicitation Topic Code:
N/A
Solicitation Number:
N/A
Small Business Information
Electro-optek Corp
3152 Kashiwa Street Torrance, CA 90505
View profile »
Woman-Owned: Yes
Minority-Owned: Yes
HUBZone-Owned: No
 
Phase 1
Fiscal Year: 1992
Title: HIGH PERFORMANCE CMOS DIGITAL INTEGRATED CIRCUITS USING SI1-XGEX PMOSFETS
Agency / Branch: DOD / DARPA
Contract: N/A
Award Amount: $49,990.00
 

Abstract:

WE PROPOSE TO DEVELOP ULTRA FAST LSI/VLSI CMOS CIRCUITS USING SI1-XGEX CHANNEL PMOS AND SI CHANNEL NMOS DEVICES INTEGRATED ON THE SAME CHIP SUITABLE FOR STRATEGIC DEFENSE SYSTEMS. SINCE THE MOBILITY OF THE PMOS SIGE CHANNEL DEVICES ATLEAST BY 50% THE CMOS CIRCUITS WILL HAVE HIGHER PACKING DENSITY (DUE TO SMALLER PMOS CELLS) AND HIGHER SPEED. WE WILL IDENTIFY A SUITABLE PROCESS COMPATIBLE WITH EXISTING CMOS TECHNOLOGY WITH MINIMAL MODIFICATIONS. THE GATE DIELECTRIC (SILICON DIOXIDE) LAYER WILL BE THERMALLY GROWN USING A SILICON CAP LAYER GROWN ON THIS SIGE ACTING AS THE CHANNEL LAYER FOR THE PMOS DEVICES. THE CHANNEL SIGE LAYER WILL BE UNDOPED AND THE VALENCE BAND DISCONTINUITY WILL RESULT IN A MODULATION DOPING CONTRIBUTING TO FREE HOLES CONFINED IN THE CHANNEL. WE WILL OPTIMIZE THE CHANNEL LAYER, CAP LAYER AND BUFFER LAYER THICKNESSES ALONG WITH THE DOPING CONCENTRATIONS FOR ACCEPTABLE PMOS THRESHOLD VOLTAGE. IN PHASE I, WE WILL DELINEATE THE FABRICATION PROCESS AND DESIGN THE DEVICE STRUCTURE. WE WILL ALSO DESIGN SEVERAL BASIC CELLS SUING THIS EXCITING MIXED CMOS TECHNOLOGY FOR VARIETY OF DIGITAL AND SIGNAL PROCESSING CIRCUITS AND OPTIMIZE THE DESIGN USING PROCESS, DEVICE AND CIRCUIT SIMULATIONS. ANTICIPATED BENEFITS: HIGH SPEED DATA PROCESSORS, HIGH DENSITY CMOS DIGITAL CIRCUITS AND FAST VLSI SYSTEMS.

Principal Investigator:

V. Raman
3105343666

Business Contact:

Small Business Information at Submission:

Electro-optek Corp.
3152 Kashiwa Street Torrance, CA 90505

EIN/Tax ID:
DUNS: N/A
Number of Employees:
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No