USA flag logo/image

An Official Website of the United States Government

FPGA Low Power Design Rules

Award Information

Agency:
Department of Defense
Branch:
Army
Award ID:
97646
Program Year/Program:
2010 / SBIR
Agency Tracking Number:
A093-127-1197
Solicitation Year:
N/A
Solicitation Topic Code:
Army 09-127
Solicitation Number:
N/A
Small Business Information
BINACHIP, INC.
203 N. Wabash Av. SUITE 203 Chicago, IL 60601
View profile »
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No
 
Phase 1
Fiscal Year: 2010
Title: FPGA Low Power Design Rules
Agency / Branch: DOD / ARMY
Contract: W31P4Q-10-C-0183
Award Amount: $69,993.00
 

Abstract:

Commercial FPGA programming software tools use logic synthesis tools to route the connections between logic gates, look-up tables, and memory units. Current commercial tools, however, are optimized to maximize operation speed and minimize area and memory utilization. This proposal addresses the needs of the Department of Defense for a solution that provides a means of reducing FPGA power consumption for any specific target architecture. We proposed in this Phase I research to develop the LPS (Low-Power Synthesis) tool, a stand-alone software tool plugin for commercial synthesis tools that will optimize RTL designs for low-power. The LPS tool will take in an input RTL design and a set of design rules for the target FPGA architecture, perform a comprehensive set of low-power optimizations, and then generate an output RTL design for the backend logic synthesis tool. We will test the power optimizations and the LPS tool on a set of large multi-media benchmarks. Our proposed work will address DODf?Ts requirements for a low-power synthesis tool by providing a generic entry point for virtually all commercial logic synthesis tools, providing a low-cost solution for low-power FPGA design, and providing an automated framework that will reduce low-power design times from months to hours.

Principal Investigator:

David Zaretsky
Chief Executive Officer
3123465660
david@binachip.com

Business Contact:

Prith Banerjee
Chairman, Chief Technical Officer
8477578708
mcannon@knology.net
Small Business Information at Submission:

BINACHIP, INC.
203 N. WABASH AV, SUITE 203 CHICAGO, IL 60601

EIN/Tax ID: 200067604
DUNS: N/A
Number of Employees:
Woman-Owned: No
Minority-Owned: No
HUBZone-Owned: No