We propose a research and development path that leads to the creation of triple-junction, high efficiency (30%, and greater in time) III-V cells on 200mm Si substrates, manufactured in a volume-scalable 200mm silicon manufacturing infrastructure. This combination of efficiency, weight, and cost is…
More