You are here

Novel Supercomputing Approaches for High Performance Linear Algebra Using FPGAs

Award Information
Agency: National Aeronautics and Space Administration
Branch: N/A
Contract: NNX10RA04C
Agency Tracking Number: 067061
Amount: $600,000.00
Phase: Phase II
Program: SBIR
Solicitation Topic Code: S8.02
Solicitation Number: N/A
Solicitation Year: 2006
Award Year: 2010
Award Start Date (Proposal Award Date): 2009-11-17
Award End Date (Contract End Date): 2011-05-16
Small Business Information
609 Spinnaker
Weston, FL 33326-2946
United States
DUNS: 196122878
HUBZone Owned: No
Woman Owned: No
Socially and Economically Disadvantaged: No
Principal Investigator
 Juan Gonzalez
 Principal Investigator
 (954) 249-4761
Business Contact
 Juan Gonzalez
Title: Business Official
Phone: (954) 249-4761
Research Institution

Supercomputing plays a major role in many areas of science and engineering, and it has had tremendous impact for decades in areas such as aerospace, defense, energy, finance, and telecommunications—to name just a few. Supercomputing enables many of our most important high-tech tools, and nowhere is it more important than at NASA, where attaining increased computing speed and performance at lower costs are constant objectives. The goal of this multi-phase SBIR project is exactly that—to develop, validate, and commercialize next-generation supercomputing capabilities that provide NASA and other government/commercial users with massive increases in speed at minimal cost and with reduced energy requirements and significant "footprint" efficiency.
In Phase I of this NASA SBIR project, Accelogic successfully demonstrated the feasibility of developing the world's first reconfigurable computing linear equation (banded) solver for large-scale computing problems—such as those seen in aerospace applications—with greatly increased speed using an FPGA chip. The speed attained was equivalent to 240 CPU's per FPGA chip for banded systems—which represents nearly a 60x computing speedup (surpassing the 50x Phase I target). Accelogic's Phase I success sets the stage for a Phase II effort focused on prototyping/validating an initial supercomputing acceleration product. The Phase II technical goal is to demonstrate the potential for 1,000x speedup.
During Phase I, Accelogic has proven it is ideally positioned to capitalize upon recent advances in reconfigurable computing—many of which were attained by Accelogic's own experts. Applications for the products targeted by this project include many that are of interest to NASA, DOD, DOE, and many commercial entities. Based on Phase I results and the clear commercial potential, Accelogic has obtained interest/commitment letters from well-established commercial vendors and key NASA contractors, including Silicon Graphics.

* Information listed above is at the time of submission. *

US Flag An Official Website of the United States Government