A Hardware/Software Design Environment for Reconfigurable Communication Systems

Award Information
Agency:
National Aeronautics and Space Administration
Branch
n/a
Amount:
$69,300.00
Award Year:
2006
Program:
SBIR
Phase:
Phase I
Contract:
NNC06CA60C
Award Id:
77664
Agency Tracking Number:
053196
Solicitation Year:
n/a
Solicitation Topic Code:
n/a
Solicitation Number:
n/a
Small Business Information
2130 Chandler Lane, Glenview, IL, 60026
Hubzone Owned:
N
Minority Owned:
N
Woman Owned:
N
Duns:
134656532
Principal Investigator:
David Zaretsky
Principal Investigator
(847) 757-8708
dcz@northwestern.edu
Business Contact:
Prith Banerjee
Chairman and Chief Scientist
(847) 757-8708
prith@uic.edu
Research Institution:
n/a
Abstract
NASA's vision of Space Exploration will require advancements in communication systems to maintain flexibility and adaptability to changing needs and requirements. The research outlined in this project will develop a hardware/software design environment that will allow NASA engineers to automatically develop flexible, reconfigurable communications systems. We will develop automated compiler algorithms to translate software code available in a variety of high level languages (C/C++/SIMULINK) and assembly of various general purpose processors into Register Transfer Level VHDL code to be mapped onto FPGA-based hardware. We further plan to study techniques for performing hardware/software co-design on integrated systems-on-a-chip platforms consisting of embedded processors, memories and FPGAs. We will demonstrate our concepts using a prototype compiler that will translate software implementations of communications applications into a hardware/software implementation on a Xilinx Virtex II Pro Platform FPGA and a DINI DN2000k10 board. The proposed work is revolutionary and addresses NASA's Space Exploration needs as follows: (1) it will develop a system level tool for designing hardware systems which will reduce design times from months to days (2) it will enable the use of cost-efficient, high-performance FPGAs (3) it will allow engineers to reuse of millions of lines of software developed in the past for general purpose processors, and migrate them painlessly to newer SOC pla

* information listed above is at the time of submission.

Agency Micro-sites


SBA logo

Department of Agriculture logo

Department of Commerce logo

Department of Defense logo

Department of Education logo

Department of Energy logo

Department of Health and Human Services logo

Department of Homeland Security logo

Department of Transportation logo

Enviromental Protection Agency logo

National Aeronautics and Space Administration logo

National Science Foundation logo
US Flag An Official Website of the United States Government