MUCOSAL IRON UPTAKE AND TRANSFER IN HEMOCHROMATOSIS

Award Information
Agency:
Department of Health and Human Services
Branch
n/a
Amount:
$116,664.00
Award Year:
1999
Program:
SBIR
Phase:
Phase I
Contract:
n/a
Award Id:
45849
Agency Tracking Number:
1R43DK055904-01
Solicitation Year:
n/a
Solicitation Topic Code:
n/a
Solicitation Number:
n/a
Small Business Information
2201 W CAMPBELL PARK DR, CHICAGO, IL, 60612
Hubzone Owned:
N
Minority Owned:
N
Woman Owned:
N
Duns:
n/a
Principal Investigator:
MORTEZAJANGHORBANI
() -
Business Contact:
(312) 649-8160
DCRIBBS@FULLNET.COM
Research Institute:
n/a
Abstract
Not Available With the increasing consumer demand for mobile/portable systems, low power VLSI has gained great importance. A number of circuit level power reduction schemes, including supply/threshold voltage scaling, multiple threshold schemes and selective clocking are available. However, greater power reduction can be achieved only if the problem is approached from a global perspective. This includes algorithmic, architectural and circuit levels. Further, significant power reduction has been observed when system-level improvements are applied. Primary among these is the software-level power efficiency. This involves performing a power spectrum analysis of the instruction set of the target processor, followed by an analysis of the assembly code for the target application. Power-hungry instructions are replaced with more efficient ones. At the architectural level, bus-encoding schemes can be applied to reduce the impact of switching at the large capacitances associated with the I/O pads. These methods include data- compression and coding schemes such as bus-invert coding. At the circuit-level, adaptive voltage scaling, in conjunction with self-timed approaches, offer great promise. Strong ARM processor has very good low-power characteristics that makes it an attractive target architecture. A synchronous ARM, integrated with a DSP core can offer high speed DSP solutions with significant power reduction. The techniques developed in Phase-I will be applied to an asynchronous ARM DSP s

* information listed above is at the time of submission.

Agency Micro-sites


SBA logo

Department of Agriculture logo

Department of Commerce logo

Department of Defense logo

Department of Education logo

Department of Energy logo

Department of Health and Human Services logo

Department of Homeland Security logo

Department of Transportation logo

Enviromental Protection Agency logo

National Aeronautics and Space Administration logo

National Science Foundation logo
US Flag An Official Website of the United States Government