SBIR Phase I:Design for Manufacturability Rule Evaluation using Test Measurement Data

Award Information
Agency:
National Science Foundation
Branch
n/a
Amount:
$100,000.00
Award Year:
2010
Program:
SBIR
Phase:
Phase I
Contract:
1013959
Award Id:
99108
Agency Tracking Number:
1013959
Solicitation Year:
n/a
Solicitation Topic Code:
IC3
Solicitation Number:
n/a
Small Business Information
1511 Brimfield Drive, Sewickley, PA, 15143
Hubzone Owned:
N
Minority Owned:
N
Woman Owned:
N
Duns:
793711602
Principal Investigator:
RonaldBlanton
BEng
(412) 607-3216
shawn.blanton@gmail.com
Business Contact:
RonaldBlanton
BEng
(412) 607-3216
shawn.blanton@gmail.com
Research Institute:
n/a
Abstract
This Small Business Innovation Research (SBIR) Phase 1 project will use normally-available data produced by failing integrated circuits (ICs) to evaluate the capability of design-for-manufacturability (DFM) rules and guidelines to ensure reliable, working ICs. All ICs employ DFM rules and guidelines that are constraints that prevent or limit the use of certain physical structures within the IC. Such structures are constrained since they are difficult to manufacture implying they have a less-than-acceptable likelihood for causing chip failure. Thus DFM is meant to ensure ICs yield at acceptable levels. Deployment of DFM does have a cost however since its application requires the use of complex design tools that typically require weeks of compute time to check for design compliance. Moreover, performance degradation results when the IC is modified to satisfy DFM constraints. While the costs of DFM are clear, there is however no direct way of measuring DFM effectiveness. In other words, how well a specific rule or guideline actually ensures yield is an open question. This SBIR project will develop and implement software that analyzes the design data and tester data from failing ICs to directly measure the effectiveness DFM rules/guidelines. The broader impact/commercial potential of this project is that it will enable chip designers and manufacturers to employ only those DFM rules/guidelines that are actually effective. This means that chip yield will improve since the overall design will be more manufacturable, chip quality will improve since systematic failures that are more likely to escape detection will be reduced, chip design cost will decrease since the time needed to deploy DFM will be reduced since only the effective rules will be used, and chip performance will improve since the design will be altered less since only the most effective rules will be used.

* information listed above is at the time of submission.

Agency Micro-sites


SBA logo

Department of Agriculture logo

Department of Commerce logo

Department of Defense logo

Department of Education logo

Department of Energy logo

Department of Health and Human Services logo

Department of Homeland Security logo

Department of Transportation logo

Enviromental Protection Agency logo

National Aeronautics and Space Administration logo

National Science Foundation logo
US Flag An Official Website of the United States Government