THE FASTBUS

Award Information
Agency:
Department of Energy
Branch
n/a
Amount:
$49,586.00
Award Year:
1985
Program:
SBIR
Phase:
Phase I
Contract:
n/a
Agency Tracking Number:
2498
Solicitation Year:
n/a
Solicitation Topic Code:
n/a
Solicitation Number:
n/a
Small Business Information
Digital Video Processing Inc
7841 Epsilon Drive, Rockville, MD, 20855
Hubzone Owned:
N
Socially and Economically Disadvantaged:
N
Woman Owned:
N
Duns:
n/a
Principal Investigator:
MR. MATTHEW W. PRICE
PRINCIPAL INVESTIGATOR
(301) 670-9282
Business Contact:
() -
Research Institution:
n/a
Abstract
THE FASTBUS (IEEE STANDARD 960) IS A NEW 32-BIT BUS STANDARD DEVELOPED FOR DOE FOR USE IN HIGH-SPEED DATA ACQUISITION AND MULTIPROCESSING ENVIRONMENTS, AND IT IS ONLY NOW BEGINNING TO APPEAR IN MANUFACTURES CATALOGS. PROTOTYPE SYSTEMS ARE CURRENTLY IN OPERATION AND LARGE SSYTEMS ARE BEING BUILT, BUT THERE ARE. AS OF NOW, NO SOURCES OD FASTBUS INTERFACE CHIPS. HTESE ARE INTEGRATED CIRCUITS (ICS), WHICH ALLOW A BOARD DESIGNER TO EASILY ADAPT A PARTICULAR DESIGN TO THE FASTBUS ENVIRONMENT. THE FASTBUS IS UNIQUE IN ITS LACK OF SUPPORT FROM SEMICONDUCTOR COMPANIES AS ALL OTHER MAJOR 32-BIT BUS STANDARDS ARE BEING SUPPORTED BY ONE OR MORE IC MANUFACTURERS. THIS STUDY AIMS AT FILLING THIS GAP. SEVERAL EMITTER COUPLED LOGIC (ECL) GATE ARRAYS SUITABLE FOR INTERFACING CIRCUITRY TO THE FASTBUS WILL BE DESIGNED AND IMPLEMENTED. THESE ICS WILL ALLOW FASTBUS DESIGNERS AND MANUFACTURERS EASILY TO ADAPT THEIR IDEAS TO THE FASTBUS ENVIRONMENT, WITHOUT THE NEED FOR AN EXTENSIVE INTERFACE DESIGN AND ITS ASSOCIATED DEBUGGING EFFORT.

* information listed above is at the time of submission.

Agency Micro-sites

US Flag An Official Website of the United States Government