You are here

Multi-Instruction Set Architecture (ISA) Processing with a Peripheral Component Interconnect express (PCIe)

Award Information
Agency: Department of Defense
Branch: Navy
Contract: N68335-20-C-0058
Agency Tracking Number: N192-095-0424
Amount: $140,000.00
Phase: Phase I
Program: SBIR
Solicitation Topic Code: N192-095
Solicitation Number: 19.2
Timeline
Solicitation Year: 2019
Award Year: 2020
Award Start Date (Proposal Award Date): 2019-10-11
Award End Date (Contract End Date): 2020-04-08
Small Business Information
11245 West Bernardo Court Suite 102
San Diego, CA 92029
United States
DUNS: 178927500
HUBZone Owned: No
Woman Owned: Yes
Socially and Economically Disadvantaged: No
Principal Investigator
 Pete Robinson
 President
 (619) 243-0961
 probinson@pjrcorp.com
Business Contact
 Peter Robinson
Phone: (619) 243-0961
Email: probinson@pjrcorp.com
Research Institution
N/A
Abstract

Research has shown that Multiple Instruction Set Architecture (Multi-ISA) computing platforms can provide significant enhancements to performance, power consumption, and security. Yet, the Commercial off-the-shelf (COTS) marketplace has not developed such a platform where differing ISA processors exist as co-processors. Popcorn Linux addresses the software needs of such a platform, but suitable COTS hardware remains absent. Such hardware should be developed to realize Multi-ISA processing’s demonstrated benefits .PJR Corporation proposes to develop such a processing platform where an Advanced Reduced Instruction Computer (RISC) Machine (ARM) coprocessor is built on an Enterprise and Datacenter SSD (EDSSD) 1U form factor board (SFF-TA-1007 mechanical, SFF-TA-1009 signal definition) connected to an x86_64 host via PCIe. The proposed hardware is based on the Marvell OcteonTX SoC, which is composed of Cavium ThunderX processor cores, and allows for construction of a fully functional hardware proof of concept that can be assembled from COTS components. The hardware proof of concept will be used to evaluate the software development effort required to deploy a Multi-ISA operating system to the proposed hardware, allowing commencement and evaluation of this effort prior to incurring the acquisition costs of and lead time required for the proposed hardware.

* Information listed above is at the time of submission. *

US Flag An Official Website of the United States Government