Securely configurable gate arrays utilizing anti-tamper memory

Award Information
Agency:
Department of Defense
Branch
Missile Defense Agency
Amount:
$99,998.00
Award Year:
2006
Program:
STTR
Phase:
Phase I
Contract:
HQ0006-06-C-7520
Agency Tracking Number:
B064-008-0077
Solicitation Year:
2006
Solicitation Topic Code:
MDA06-T008
Solicitation Number:
n/a
Small Business Information
NVE CORP. (FORMERLY NONVOLATILE ELECTRON
11409 Valley View Road, Eden Prairie, MN, 55344
Hubzone Owned:
N
Socially and Economically Disadvantaged:
N
Woman Owned:
N
Duns:
114264351
Principal Investigator:
James Deak
Senior Physicist
(952) 996-1636
jdeak@nve.com
Business Contact:
Richard George
Director Government Contract Adm.
(952) 996-1602
dickg@nve.com
Research Institution:
OREGON STATE UNIV.
Albrecht Jander
School of EE and CS Rm. 1148 K
Corvallis, OR, 97331
(541) 737-2974
Nonprofit college or university
Abstract
This Small Business Technology Transfer Phase I project proposal describes a program to develop secure FPGA architectures and configuration algorithms that exploit the unique capabilities of a new anti-tamper memory technology called AT-MRAM, that provides strong protection against invasive attacks used to recover the intellectual property stored in the FPGA configuration. AT-MRAM provides protective layers, that when breached cause the data stored in the memory to be erased with no remanence. The erasure mechanism does not require applied power. The AT-MRAM protective layers also function as electromagnetic shielding, providing immunity to EM-based side-channel attacks. In addition, AT-MRAM is intrinsically radiation hard. There is not a single secure FPGA available today with an unpowered zero-remanence erasure feature that is triggered by removal of shielding layers. This unique capability will greatly enhance FPGA security.

* information listed above is at the time of submission.

Agency Micro-sites

US Flag An Official Website of the United States Government