Design-Hardened Radiation Tolerant Microelectronics

Award Information
Agency:
Department of Defense
Branch
Air Force
Amount:
$736,329.00
Award Year:
2009
Program:
SBIR
Phase:
Phase II
Contract:
FA9453-09-C-0013
Agency Tracking Number:
F073-094-0591
Solicitation Year:
n/a
Solicitation Topic Code:
n/a
Solicitation Number:
n/a
Small Business Information
DEFENSE ELECTRONICS CORP.
2904 44th Avenue North, Saint Petersburg, FL, 33714
Hubzone Owned:
N
Socially and Economically Disadvantaged:
N
Woman Owned:
N
Duns:
806504044
Principal Investigator:
Stephan Athan
Chief Engineer
(727) 547-9799
sathan@defense-elec-corp.com
Business Contact:
Nancy Crews
President
(727) 547-9799
ncrews@defense-elec-corp.com
Research Institution:
n/a
Abstract
This proposal describes an innovative reliability defect detection and fault propagation approach for improving integrated circuit reliability while minimizing impact on area overhead, power consumption, and electrical performance degradation over indigenous libraries. The approach is based on an innovative built in current sensor (BICS) technique designed to provide portability across process independent foundries suitable for digital, analog, and mixed signal design architectures. The BICS approach will be further characterized and validated against a standard set of metrics, including design, area overhead, performance, and power consumption, and further characterized as prototypes in silicon. Phase I included simulation and modeling of feasible designs, process variations, subthreshold leakage, radiation effects, and reliability monitor. These results provided baseline results for a Phase II research effort focusing on validating the theoretical results. A Phase II project will provide various detailed designs, layouts, and parts fabricated using a 180nm Bulk CMOS process to further validate the BICS solution set. The BICS designs will be used to determine its efficacy within a plug and play System Integrated Recovery (SIR) environment being developed by L-3/Jaycor, our collaborative partner. BENEFIT: Results from this successful research will lead to a cost effective reliability enhanced design (RED) technique for improving reliability of present and future space electronics, especially for space computers. Furthermore, the approach is ideally suited for present, as well as future, ultra large-scale integration (ULSI) integrated circuit (IC) designs based on ultra deep submicron processes. The technique overlays seamlessly in present day IC designs as a supplemental in-circuit reliability monitor for commercial and military electronics. The BICS possesses unique attributes enabling it to become increasingly more effective as circuit densities are increased and feature sizes scaled below 90nm making it ideal for plug and play architectures in operationally responsive space applications.

* information listed above is at the time of submission.

Agency Micro-sites

US Flag An Official Website of the United States Government